The Resource SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta
SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta
Resource Information
The item SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta represents a specific, individual, material embodiment of a distinct intellectual or artistic creation found in University of Missouri Libraries.This item is available to borrow from 2 library branches.
Resource Information
The item SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta represents a specific, individual, material embodiment of a distinct intellectual or artistic creation found in University of Missouri Libraries.
This item is available to borrow from 2 library branches.
- Summary
- Functional verification has become an important aspect of the chip design process. Significant resources, both in industry and academia, are devoted to the design complexity and verification endeavors. SAT-Based Scalable Formal Verification Solutions discusses in detail several of the latest and interesting scalable SAT-based techniques including: Hybrid SAT Solver, Customized Bounded/Unbounded Model Checking, Distributed Model Checking, Proofs and Proof-based Abstraction Methods, Verification of Embedded Memory System & Multi-clock Systems, and Synthesis for Verification Paradigm. These techniques have been designed and implemented in a verification platform Verisol (formally called DiVer) and have been used successfully in industry. This book provides algorithmic details and engineering insights into devising scalable approaches for an effective realization. It also includes the authors' practical experiences and recommendations in verifying the large industry designs using VeriSol. The book is primarily written for researchers, scientists, and verification engineers who would like to gain an in-depth understanding of scalable SAT-based verification techniques. The book will also be of interest for CAD tool developers who would like to incorporate various SAT-based advanced techniques in their products
- Language
- eng
- Extent
- 1 online resource (xxix, 326 pages)
- Contents
-
- Design Verification Challenges
- Design Verification Challenges
- Background
- Basic Infrastructure
- Efficient Boolean Representation
- Hybrid DPLL-Style SAT Solver
- Falsification
- SAT-Based Bounded Model Checking
- Distributed SAT-Based BMC
- Efficient Memory Modeling in BMC
- BMC for Multi-Clock Systems
- Proof Methods
- Proof by Induction
- Unbounded Model Checking
- Abstraction/Refinement
- Proof-Based Iterative Abstraction
- Verification Procedure
- SAT-Based Verification Framework
- Synthesis for Verification
- Isbn
- 9786610901852
- Label
- SAT-based scalable formal verification solutions
- Title
- SAT-based scalable formal verification solutions
- Statement of responsibility
- Malay Ganai, Aarti Gupta
- Language
- eng
- Summary
- Functional verification has become an important aspect of the chip design process. Significant resources, both in industry and academia, are devoted to the design complexity and verification endeavors. SAT-Based Scalable Formal Verification Solutions discusses in detail several of the latest and interesting scalable SAT-based techniques including: Hybrid SAT Solver, Customized Bounded/Unbounded Model Checking, Distributed Model Checking, Proofs and Proof-based Abstraction Methods, Verification of Embedded Memory System & Multi-clock Systems, and Synthesis for Verification Paradigm. These techniques have been designed and implemented in a verification platform Verisol (formally called DiVer) and have been used successfully in industry. This book provides algorithmic details and engineering insights into devising scalable approaches for an effective realization. It also includes the authors' practical experiences and recommendations in verifying the large industry designs using VeriSol. The book is primarily written for researchers, scientists, and verification engineers who would like to gain an in-depth understanding of scalable SAT-based verification techniques. The book will also be of interest for CAD tool developers who would like to incorporate various SAT-based advanced techniques in their products
- Cataloging source
- GW5XE
- http://library.link/vocab/creatorName
- Ganai, Malay
- Dewey number
- 621.381548
- Illustrations
- illustrations
- Index
- index present
- LC call number
- TK7874.58
- LC item number
- .G36 2007eb
- Literary form
- non fiction
- Nature of contents
-
- dictionaries
- bibliography
- http://library.link/vocab/relatedWorkOrContributorName
- Gupta, Aarti
- Series statement
- Series on integrated circuits and systems
- http://library.link/vocab/subjectName
-
- Integrated circuits
- TECHNOLOGY & ENGINEERING
- TECHNOLOGY & ENGINEERING
- Integrated circuits
- Informatique
- Integrated circuits
- Label
- SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta
- Bibliography note
- Includes bibliographical references and index
- Carrier category
- online resource
- Carrier category code
-
- cr
- Carrier MARC source
- rdacarrier
- Color
- multicolored
- Content category
- text
- Content type code
-
- txt
- Content type MARC source
- rdacontent
- Contents
- Design Verification Challenges -- Design Verification Challenges -- Background -- Basic Infrastructure -- Efficient Boolean Representation -- Hybrid DPLL-Style SAT Solver -- Falsification -- SAT-Based Bounded Model Checking -- Distributed SAT-Based BMC -- Efficient Memory Modeling in BMC -- BMC for Multi-Clock Systems -- Proof Methods -- Proof by Induction -- Unbounded Model Checking -- Abstraction/Refinement -- Proof-Based Iterative Abstraction -- Verification Procedure -- SAT-Based Verification Framework -- Synthesis for Verification
- Control code
- 187015892
- Dimensions
- unknown
- Extent
- 1 online resource (xxix, 326 pages)
- Form of item
- online
- Isbn
- 9786610901852
- Media category
- computer
- Media MARC source
- rdamedia
- Media type code
-
- c
- Other physical details
- illustrations.
- http://library.link/vocab/ext/overdrive/overdriveId
- 978-0-387-69166-4
- Specific material designation
- remote
- System control number
- (OCoLC)187015892
- Label
- SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta
- Bibliography note
- Includes bibliographical references and index
- Carrier category
- online resource
- Carrier category code
-
- cr
- Carrier MARC source
- rdacarrier
- Color
- multicolored
- Content category
- text
- Content type code
-
- txt
- Content type MARC source
- rdacontent
- Contents
- Design Verification Challenges -- Design Verification Challenges -- Background -- Basic Infrastructure -- Efficient Boolean Representation -- Hybrid DPLL-Style SAT Solver -- Falsification -- SAT-Based Bounded Model Checking -- Distributed SAT-Based BMC -- Efficient Memory Modeling in BMC -- BMC for Multi-Clock Systems -- Proof Methods -- Proof by Induction -- Unbounded Model Checking -- Abstraction/Refinement -- Proof-Based Iterative Abstraction -- Verification Procedure -- SAT-Based Verification Framework -- Synthesis for Verification
- Control code
- 187015892
- Dimensions
- unknown
- Extent
- 1 online resource (xxix, 326 pages)
- Form of item
- online
- Isbn
- 9786610901852
- Media category
- computer
- Media MARC source
- rdamedia
- Media type code
-
- c
- Other physical details
- illustrations.
- http://library.link/vocab/ext/overdrive/overdriveId
- 978-0-387-69166-4
- Specific material designation
- remote
- System control number
- (OCoLC)187015892
Library Links
Embed
Settings
Select options that apply then copy and paste the RDF/HTML data fragment to include in your application
Embed this data in a secure (HTTPS) page:
Layout options:
Include data citation:
<div class="citation" vocab="http://schema.org/"><i class="fa fa-external-link-square fa-fw"></i> Data from <span resource="http://link.library.missouri.edu/portal/SAT-based-scalable-formal-verification-solutions/gWZdaGzlfhA/" typeof="Book http://bibfra.me/vocab/lite/Item"><span property="name http://bibfra.me/vocab/lite/label"><a href="http://link.library.missouri.edu/portal/SAT-based-scalable-formal-verification-solutions/gWZdaGzlfhA/">SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta</a></span> - <span property="potentialAction" typeOf="OrganizeAction"><span property="agent" typeof="LibrarySystem http://library.link/vocab/LibrarySystem" resource="http://link.library.missouri.edu/"><span property="name http://bibfra.me/vocab/lite/label"><a property="url" href="http://link.library.missouri.edu/">University of Missouri Libraries</a></span></span></span></span></div>
Note: Adjust the width and height settings defined in the RDF/HTML code fragment to best match your requirements
Preview
Cite Data - Experimental
Data Citation of the Item SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta
Copy and paste the following RDF/HTML data fragment to cite this resource
<div class="citation" vocab="http://schema.org/"><i class="fa fa-external-link-square fa-fw"></i> Data from <span resource="http://link.library.missouri.edu/portal/SAT-based-scalable-formal-verification-solutions/gWZdaGzlfhA/" typeof="Book http://bibfra.me/vocab/lite/Item"><span property="name http://bibfra.me/vocab/lite/label"><a href="http://link.library.missouri.edu/portal/SAT-based-scalable-formal-verification-solutions/gWZdaGzlfhA/">SAT-based scalable formal verification solutions, Malay Ganai, Aarti Gupta</a></span> - <span property="potentialAction" typeOf="OrganizeAction"><span property="agent" typeof="LibrarySystem http://library.link/vocab/LibrarySystem" resource="http://link.library.missouri.edu/"><span property="name http://bibfra.me/vocab/lite/label"><a property="url" href="http://link.library.missouri.edu/">University of Missouri Libraries</a></span></span></span></span></div>
